eGaN® FET DATASHEET EPC2031

EPC2031 – Enhancement Mode Power Transistor

 V_{DS} , 60 V $R_{DS(on)}$, 2.6 m Ω I_D, 48 A









Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)r}, while its lateral device structure and majority carrier diode provide exceptionally low $Q_{\scriptscriptstyle G}$ and zero $Q_{\scriptscriptstyle RR}$. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

	Maximum Ratings		
V_{DS}	Drain-to-Source Voltage (Continuous)	60	V
- 53	Drain-to-Source Voltage (up to 10,000 5ms pulses at 150°C)	72	,
I _D	Continuous (T _A = 25°C, R _{BJA} = 11°C/W)	48	۸
	Pulsed (25°C, T _{PULSE} = 300 μs)	450	Α
V_{GS}	Gate-to-Source Voltage	6	V
▼ GS	Gate-to-Source Voltage	-4	V
Tı	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-40 to 150	



EPC2031 eGaN® FETs are supplied only in passivated die form with solder bumps. Die Size: 4.6 mm x 2.6 mm

- High Frequency DC-DC Conversion
- · Motor Drive
- Industrial Automation
- · Synchronous Rectification
- Class-D Audio

epc-co.com/epc/Products/eGaNFETsandlCs/EPC2031.aspx

	Static Characteristics (T _J = 25°C unless otherwise stated)							
	PARAMETER	TEST CONDITIONS MIN		ТҮР	MAX	UNIT		
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA}$	60			V		
I _{DSS}	Drain Source Leakage	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$		0.1	0.8	mA		
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		1	9	mA		
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	0.8	mA		
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 15 \text{ mA}$	0.8	1.4	2.5	V		
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 30 \text{ A}$		2	2.6	mΩ		
V _{SD} Source-to-Drain Forward Voltage		$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.8		V		

All measurements were done with substrate shorted to source.


Thermal Characteristics					
		ТҮР	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.45	°C/W		
$R_{\theta JB}$	Thermal Resistance, Junction to Board	3.9	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	45	°C/W		

Note 1: $R_{\text{\tiny BJA}}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for \ details.$ eGaN® FET DATASHEET EPC2031

	Dynamic Characteristics (T₁= 25°C unless otherwise stated)							
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
C _{ISS}	Input Capacitance			1640	2000			
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$		35				
Coss	Output Capacitance			980	1500	pF		
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	$V_{DS} = 0$ to 30 V, $V_{GS} = 0$ V		1340		μ		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	V _{DS} = 0 to 50 V, V _{GS} = 0 V		1580				
R_{G}	Gate Resistance			0.4		Ω		
Q _G	Total Gate Charge	$V_{DS} = 30 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 30 \text{ A}$		16	21			
Q _{GS}	Gate-to-Source Charge			5				
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 30 \text{ V}, I_{D} = 30 \text{ A}$		3.2		nC		
Q _{G(TH)}	Gate Charge at Threshold			3.6		lic lic		
Qoss	Output Charge	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$		48	72			
Q_{RR}	Source-to-Drain Recovery Charge			0				

Note 2: $C_{OSS(RN)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS. Note 3: $C_{OSS(RN)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS.

Figure 1: Typical Output Characteristics at 25°C






Figure 2: Transfer Characteristics





Figure 4: $\rm R_{\rm DS(on)}$ vs. $\rm V_{\rm GS}$ for Various Temperatures



eGan® FET DATASHEET EPC2031

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Output Charge and Coss Stored Energy




Figure 7: Gate Charge




Figure 8: Reverse Drain-Source Characteristics





Figure 9: Normalized On-State Resistance vs. Temperature



All measurements were done with substrate shortened to source

eGan® FET DATASHEET EPC2031

Figure 10: Normalized Threshold Voltage vs. Temperature 1.30 **Normalized Threshold Voltage** $I_D = 15 \text{ mA}$ 1.20 1.00 0.90 0.80 0.70 0.60 0 25 50 75 100 125 150

T_J – Junction Temperature (°C)

Figure 11: Safe Operating Area

1000

Limited by R_{DS(on)}

Pulse Width

1 ms


100 μs

100 μs


V_{DS} - Drain-Source Voltage (V)

Figure 12: Transient Thermal Response Curves

0.1




t_p, Rectangular Pulse Duration, seconds



eGaN® FET DATASHEET EPC2031

TAPE AND REEL CONFIGURATION




	EPC2031 (note 1)			
Dimension (mm)	target	min	max	
а	12.00	11.70	12.30	
b	1.75	1.65	1.85	
c (see note)	5.50	5.45	5.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.50	1.50	1.60	

Die is placed into pocket solder bump side down (face side down)


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS

Side View



Part	Laser Marking			
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3	
EPC2031	2031	YYYY	ZZZZ	



	Micrometers				
DIM	MIN	Nominal	MAX		
Α	4570	4600	4630		
В	2570	2600	2630		
c	1000	1000	1000		
d	500	500	500		
е	285	300	315		
f	332	369	406		

Pads 1 and 2 are Gate;

Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;


Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source;

Pad 12 is Substrate

			510 typ	790 typ
	SEATING PLANE	1	780+/-28	

RECOMMENDED **LAND PATTERN**

(units in μ m)



Land pattern is solder mask defined Solder mask opening is 330 µm It is recommended to have on-Cu trace PCB vias

Note: All data sheet measurements were done with the substrate connected to Source on the PCB.

Pads 1 and 2 are Gate;


Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;

Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source;

Pad 12 is Substrate

RECOMMENDED STENCIL DRAWING

(units in μ m)




Recommended stencil should be 4mil (100 µm) thick, must be laser cut, openings per drawing.


Additional assembly resources available at http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

RECOMMENDED STENCIL DRAWING

(units in μ m)



Option 1: Intended for use with SAC305 Type 4 solder.



Recommended stencil should be 4mil (100 µm) thick, must be laser cut, openings per drawing.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Information subject to change without notice. Revised September, 2017