

MP38870

3A, 14V, 600KHz Step-Down Converter with Synchronizable Gate Driver

The Future of Analog IC Technology

DESCRIPTION

The MP38870 is a monolithic step-down switch mode converter with a built in internal high-side power MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and reliable over current protection.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

The MP38870 requires a minimum number of readily available standard external components and is available in a space saving 3mm x 4mm 14-pin QFN package.


FEATURES

- Wide 4.5V to 14V Operating Input Range •
- 3A Continuous Output Current
- 80mΩ Internal Power MOSFET Switch
- Power Good Indicator •
- Synchronous Gate Driver Delivers up to 95% Efficiency
- Fixed 600KHz Frequency •
- External Synchronous Option: 250kHz-1.5MHz
- Cycle-by-Cycle Over Current Protection
- Thermal Shutdown
- Output Adjustable from 0.8V
- Stable with Low ESR Output Ceramic Capacitors
- Available in a 3mm x 4mm 14-Pin QFN Package

APPLICATIONS

- Point of Load Regulator in Distributed Power System
- Digital Set Top Boxes
- Personal Video Recorders
- Broadband Communications
- Flat Panel Television and Monitors

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION

MP38870 Rev. 1.1 10/22/2009

www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved.



PACKAGE REFERENCE

TOP VIEW GND FB 14 PG ΒG 13 EN/SYNC VCC IN BST IN SW 10 IN SW 6 9 N/C 8 SW EXPOSED PAD ON BACKSIDE CONNECT TO GROND Part Number* Temperature Package MP38870DL 3x4 QFN14 -40°C to +85°C

* For Tape & Reel, add suffix –Z (eg. MP38870DL–Z) For RoHS Compliant Packaging, add suffix –LF (eg. MP38870DL–LF–Z)

ELECTRICAL CHARACTERISTICS

V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}		16V
V _{SW} –0.3V (-5V f	for < 10	ns <mark>) to 1</mark> 7V
V _{BS}		V _{sw} + 6V
All Other Pins	0	.3V to +6V
Junction Temperature		150°C
Lead Temperature		260°C
Storage Temperature	.–65°C	to +150°C

Recommended Operating Conditions (2)

Supply Voltage VIN	
Output Voltage VOUT	0.8V to V _{IN} -3V
Operating Temperature	

Thermal Resistance $^{(3)} heta_{JA}$

 θ_{JC}

Notes:

- Exceeding these ratings may damage the device.
 The device is not guaranteed to function outside of its
- The device is not guaranteed to function outside of its operating conditions.
- Measured on approximately 1" square of 1 oz copper.

$V_{IN} = 12V$, $I_A = +25$ °C, unless otherwise Parameters	Symbol	Condition	Min	Тур	Max	Units
Feedback Voltage	V _{FB}		0.788	0.808	0.828	V
Feedback Current		$\frac{4.5V \le V_{IN} \le 14V}{V_{FB} = 0.8V}$	0.700	10	0.020	
	I _{FB}	V _{FB} - 0.0V				nA
Switch On Resistance ⁽⁴⁾	R _{DS(ON)}			80	4.0	mΩ
Switch Leakage		$V_{\rm EN}$ = 0V, $V_{\rm SW}$ = 0V		0	10	μA
Current Limit ⁽⁴⁾			4			Α
Oscillator Frequency	f _{SW}	V _{FB} = 0.6V	4 <mark>0</mark> 0	600	800	KHz
Fold-back Frequency		V _{FB} = 0V	60	150	240	KHz
Maximum Duty Cycle		V _{FB} = 0.6V	85	90		%
Minimum On Time ⁽⁴⁾	t _{on}			100		ns
Under Voltage Lockout Threshold Rising			3.9	4.1	4.3	V
Under Voltage Lockout Threshold Hysteresis				880		mV
EN Input Low Voltage					0.4	V
En Input High Voltage			1.2			V
EN Input Current		$V_{EN} = 2V$		2		
EN Input Current		$V_{\rm EN} = 0V$		0		μA
Synchronous Frequency Range (Low)	F _{SYNC L}		250	300		kHz
Synchronous Frequency Range (High)	F _{SYNC} H			1.5		MHz
Supply Current (Shutdown)		$V_{EN} = 0V$		0	10	μA
Supply Current (Quiescent)		$V_{EN} = 2V, V_{FB} = 1V$		0.9	1.1	mA
Thermal Shutdown				150		°C
BG Driver Bias Supply Voltage	V _{cc}		4.5	5		V
Gate Driver Sink Impedance (4)	R _{SINK}			1	2	Ω
Gate Driver Source Impedance (4)	R _{SOURCE}			4	5.5	Ω
Gate Drive Current Sense Trip Threshold				20		mV

ELECTRICAL CHARACTERISTICS(continued)

 V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Power Good Threshold			0.69	0.74	0.79	V
Power Good Threshold Hysteresis				40		mV
PG Pin Level	V _{PG}	PG Sink 4mA			0.4	V
Nata						


Note:

4) Guaranteed by design.

PIN FUNCTIONS

Pin #	Name	Description	
1	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 250mV.	
2	PG	Power Good Indicator. The output of this pin is low if the output voltage is 10% less than the nominal voltage, otherwise it is an open drain.	
3	EN/SYNC	On/Off Control and External Frequency Synchronization Input.	
4, 5, 6	IN	Supply Voltage. The MP38870 operates from a +4.5V to +14V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input.	
7	N/C	No Connect.	
8, 9, 10	SW	Switch Output.	
11	BST	Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BST pins to form a floating supply across the power switch driver.	
12	VCC	BG Driver Bias Supply. Decouple with a 1µF ceramic capacitor.	
13	BG	Gate Driver Output. Connect this pin to the synchronous MOSFET Gate.	
14	GND	Ground. This pin is the voltage reference for the regulated output voltage. For this reasonare must be taken in its layout. This node should be placed outside of the M2 to C1 ground path to prevent switching current spikes from inducing voltage noise into the participation.	

TYPICAL PERFORMANCE CHARACTERISTICS



MP38870 Rev. 1.1 10/22/2009 www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued) V_{IN} = 12V, V_{OUT} = 3.3V, and T_A = +28°C, unless otherwise noted. **Power Up** Latch Off with **Power Up Output Short Circuit** No Load Full Load V_{OUT} 2V/div VOUT V_{OUT} 2V/div 2V/div V_{SW} VSW V_{SW} 5V/div 5V/div 10V/div VIN 10V/div V_{IN} 5V/div INDUCTOR INDUCTOR 2A/div INDUCTOR 2A/div 2A/div 100µs/div 2ms/div 2ms/div **Enable Startup Enable Startup** Input Ripple Voltage No Load Full Load I_{OUT}=3A V_{IN} 50mV/div VOUT VOUT 2V/div 2V/div VSW V_{SW} 20V/div 20V/div VEN V_{EN} VSW 5V/div 5V/div 10V/div INDUCTOR INDUCTOR 5A/div 5A/div 4ms/div 4ms/div 1us/div Output Ripple Voltage Load Transient Response I_{OUT}=3A VSW VSW 10V/div 10V/div V_{OUT} 20mV/div VOUT 50mV/div INDUCTOR 2A/div INDUCTOR 2A/div 400ns/div 200µs/div

MP38870 Rev. 1.1 10/22/2009

-] -

Operation




Figure 1—Functional Block Diagram

The MP38870 is a fixed frequency, synchronous, step-down switching regulator with an integrated high-side power MOSFET and a gate driver for a low-side external MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation. It provides a single highly efficient solution with current mode control for fast loop response and easy compensation.

The MP38870 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 90% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off.

Error Amplifier

The error amplifier compares the FB pin voltage with the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

Internal Regulator

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases. Since this internal regulator provides the bias current for the bottom gate driver that requires significant amount of current depending upon the external MOSFET selection, a 1uF ceramic capacitor for decoupling purpose is required.

Enable/Synch Control

The MP38870 has a dedicated Enable/Synch control pin (EN/SYNC). By pulling it high or low, the IC can be enabled and disabled by EN. Tie EN to VIN for automatic start up. To disable the part, EN must be pulled low for at least 5µs.

The MP38870 can be synchronized to an external clock range from 250KHz up to 1.5MHz through the EN/SYNC pin. The internal clock rising edge is synchronized to the external clock rising edge.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The MP38870 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 4.1V while its falling threshold is a consistent 3.2V.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 1.2V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control.

Over-Current-Protection (OCP)

The MP38870 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold, typically 30% below the reference. Once a output UV is triggered, the MP38870 enters latch off mode. Mode is especially useful to ensure system safety under fault condition. The MP38870 exits the latch off mode once the EN or input power is re-cycled.




Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, it shuts down the whole chip. When the temperature is lower than its lower threshold, typically 140°C, the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M3, C4, L1 and C2 (Figure 2). If (V_{IN}-V_{SW}) is more than 5V, U2 will regulate M3 to maintain a 5V BST voltage across C4.



Circuit

Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). Choose R1 to be around $40.2k\Omega$ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1.8	40.2 (1%)	32.4 (1%)
2.5	40.2 (1%)	19.1 (1%)
3.3	40.2 (1%)	13 (1%)
5	40.2 (1%)	7.68 (1%)

Selecting the Inductor

A 1µH to 10µH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than $15m\Omega$. For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_{L} is the inductor ripple current.

Choose inductor current to be approximately 30% if the maximum load current, 3A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

Synchronous MOSFET

The external synchronous MOSFET is used to supply current to the inductor when the internal high-side switch is off. It reduces the power loss significantly when compared to a Schottky rectifier.

Table 2 lists example synchronous MOSFETs and manufacturers.

Table 2—Synch	ronou	s MOSFET Selection
	Gui	de

Part No.	Manufacture	
Si7112	Vishay	
Si7114	Vishay	
AM4874	Analog Power	

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10μ F capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$c_{1} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

The worse case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1μ F, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{S}} \times \text{C1}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$


Selecting the Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{S} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{S} \times C2}\right)$$

Where L is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:



In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{S} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP38870 can be optimized for a wide range of capacitance and ESR values.

PC Board Layout

The high current paths (GND, IN and SW) should be placed very to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

V_{OUT}=5V or 3.3V; and

• Duty cycle is high: $D = \frac{V_{OUT}}{V} > 65\%$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.3





Figure 3—Add Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is $0.1 \sim 1 \mu F$.



PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.