


Ultra low drop BICMOS voltage regulator

Datasheet - production data



Features

- 3 A guaranteed output current
- Ultra low dropout voltage (200 mV typ.
 @ 3 A load, 40 mV typ.
 @ 600 mA load)
- Very low quiescent current (1.2 mA typ.
 @ 3 A load, 1 µA max @ 25 °C in off mode)
- Logic-controlled electronic shutdown
- Current and thermal internal limit
- ± 1.5 % output voltage tolerance @ 25 °C
- Fixed and ADJ output voltages: 1.22 V, ADJ
- Temperature range: -40 to 125 °C
- Fast dynamic response to line and load changes
- Stable with ceramic capacitor
- Available in PPAK and DPAK

Applications

- Microprocessor power supply
- DSPs power supply
- Post regulators for switching power supplies
- High efficiency linear regulator

Description

The LD39300 is a fast ultra low drop linear regulator which operates from 2.5 V to 6 V input supply.

A wide range of output options are available. The low drop voltage, low noise, and low quiescent current make it suitable for low voltage microprocessor and memory applications. The device is developed on a BiCMOS process which allows low quiescent current operation independently of output load current.

Table 1: Device summary

Part nur	Output valtage	
DPAK	PPAK	Output voltage
LD39300DT12-R		1.22 V
	LD39300PT-R	ADJ from 1.22 to 5.0 V


Contents

1	Diagram3								
2	Pin con	Pin configuration4							
3	Typical	Typical application circuits5							
4	Maximu	ım ratings	7						
5	Electric	cal characteristics	8						
6	Typical	performance characteristics	10						
7	Applica	ntion notes	13						
	7.1	External capacitors	13						
	7.2	Input capacitor	13						
	7.3	Output capacitor	13						
	7.4	Thermal note	13						
	7.5	Inhibit input operation	13						
8	Packag	e information	14						
	8.1	DPAK package information	14						
	8.2	PPAK package information	17						
	8.3	PPAK and DPAK packing information	19						
9	Revisio	n history	21						

LD39300 Diagram

1 Diagram

Figure 1: Block diagram





(*) Not present on ADJ versions.

Pin configuration LD39300

2 Pin configuration

Figure 2: Pin connections (top view for DPAK and PPAK)





Table 2: Pin description

Pin	ı N°	Symbol	Note			
PPAK	DPAK	Syllibol	Note			
5		V _{SENSE} /N.C.	For fixed versions: Not connected on PPAK			
ວ		ADJ	For adjustable version: error amplifier Input pin for V _O from 1.22 to 5.0 V			
2	1	Vı	LDO input voltage; V _I from 2.5 V to 6 V, C_I = 1 μ F must be located at a distance of not more than 0.5" from input pin.			
4	3	Vo	LDO output voltage pins, with minimum C_0 = 4.7 μ F needed for stability (also refer to C_0 vs ESR stability chart)			
1		VINH	Inhibit input voltage: ON MODE when $V_{INH} \ge 2 \text{ V}$, OFF MODE when $V_{INH} \le 0.3 \text{ V}$ (do not leave floating, not internally pulled down/up)			
3	2	GND	Common ground			
TAB GND		GND	Tab is connected to GND			

3 Typical application circuits

C_I and C_O capacitors must be placed as close as possible to the IC pins.

Figure 3: LD39300 fixed version with inhibit





Inhibit pin is not internally pulled down/up then it must not be left floating. It disables the device when connected to GND or to a positive voltage less than 0.3 V.

Figure 4: LD39300 adjustable version $V_{\rm I} = \begin{array}{c} V_{\rm I} \\ V_$



Set R2 as close as possible to 4.7 $K\Omega$.



Figure 5: LD39300 DPAK





Figure 6: Timing diagram



LD39300 Maximum ratings

4 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vı	DC input voltage	-0.3 to 6.5	V
V _{INH}	INHIBIT input voltage -0.3 to V _I + 0.3 (6.5 V max)		
Vo	DC output voltage	-0.3 to V _I + 0.3 (6.5 V max)	V
V _{ADJ}	ADJ pin voltage	-0.3 to V _I + 0.3 (6.5 V max)	٧
lo	Output current Internally limited		mA
PD	Power dissipation Internally limited		mW
T _{STG}	Storage temperature range -50 to 150		°C
Тор	Operating junction temperature range -40 to 125		°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4: Thermal data

Symbol	Parameter	PPAK	DPAK	Unit
R _{thJA}	Thermal resistance junction-ambient	100	100	°C/W
RthJC	Thermal resistance junction-case	8	8	°C/W

Electrical characteristics LD39300

5 Electrical characteristics

 T_J = 25 °C, V_I = V_O+1 V, C_I = 1 $\mu F,~C_O$ = 4.7 $\mu F,~I_{LOAD}$ = 10 mA, V_{INH} = 2 V, unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Parameter	Min.	Тур.	Max.	Unit
Vı	Operating input voltage		2.5		6	V
		$V_1 = V_0 + 1 V$, $I_{LOAD} = 10 \text{ mA to } 3 \text{ A}$	-1.5		1.5	
Vo	Output voltage tolerance	$V_{I} = V_{O} + 1 V \text{ to } 6 V,$ $I_{LOAD} = 10 \text{ mA to } 3 \text{ A}$ $T_{J} = -40 \text{ to } 125 ^{\circ}\text{C}$	-3		3	% of Vo(NOM)
V_{REF}	Reference voltage			1.22		V
		V _I = V _O + 1 V to 6 V		0.04		%
ΔV_{O}	Output voltage LINE regulation	$V_1 = V_0 + 1 V \text{ to } 6 V,$ $T_J = -40 \text{ to } 125 ^{\circ}\text{C}$		0.1	0.2	%
		I _{LOAD} = 10 mA to 3 A		0.06		
$\Delta V_O/\Delta I_{LOAD}$	Output voltage LOAD regulation	I _{LOAD} = 10 mA to 3 A T _J = -40 to 125 °C		0.2	0.4	%/A
	Dropout voltage (V _I - V _O)	I _{LOAD} = 600 mA, T _J = -40 to 125 °C		40	80	
VDROP		I _{LOAD} = 3 A, T _J = -40 to 125 °C		200	400	mV
	Quiescent current: ON MODE	$I_{LOAD} = 10 \text{ mA to 3 A},$ $V_{INH} = 2 \text{ V}$ $T_{J} = -40 \text{ to } 125 \text{ °C}$		1.2	2.5	mA
lα	Quiescent current: OFF MODE	V _{INH} = 0.3 V			1	
		V _{INH} = 0.3 V, T _J = -40 to 125 °C			5	μA
Short-circui	t protection		•			
I _{SC}	Short circuit protection	$R_L = 0$		6		А
Inhibit inpu	t					
Vinh	Inhibit threshold LOW	V _I = 2.5 to 6 V OFF			0.3	V
v INH	Inhibit threshold HIGH	T _J = -40 to 125 °C	2			V
$T_{D\text{-}OFF}$	Current limit		20		110	
T _{D-ON}	Current limit	I _{LOAD} = 3 A, V _O = 3.3 V		20		μs
I _{INH}	Inhibit input current (1)	V _I = 6 V, V _{INH} = 0 to 6 V		±0.1	±1	μΑ

LD39300 Electrical characteristics


Symbol	Parameter	Paramo	eter	Min.	Тур.	Max.	Unit
AC paramet	AC parameters						
		$V_1 = 4.5 \pm 1 \ V_1$	f = 120 Hz		65		
SVR	Supply voltage rejection	$V_0 = 3.3 \text{ V},$ $I_{LOAD} = 10 \text{ mA}$	f = 1 kHz		55		dB
еи	Output noise voltage	Bw = 10 Hz to 1 $C_0 = 4.7 \mu\text{F},$ $V_0 = 2.5 \text{V}$	00 kHz,		100		μV _{RMS}
T	Thermal shutdown OFF				170		°C
T _{SHDN}	Hysteresis				10		C


Notes:


⁽¹⁾Guaranteed by design


6 Typical performance characteristics

(T_J = 25 °C, V_I = V_O+1 V, C_I = 1 μ F, C_O = 4.7 μ F, I_{LOAD} = 10 mA, V_{INH} = V_I, unless otherwise specified)









10/22 DocID13160 Rev 3







Figure 12: Short-circuit current vs temperature


7
6.5
6
4.5
4.5
V_{IN}=6V
TEMPERATURE [°C]


GAMG211120161011MT














LD39300 Application notes

7 Application notes

7.1 External capacitors

The LD39300 requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 14: "Stability region vs Co and ESR"* and *Figure 15: "Stability region vs Co and ESR"* and *Figure 15: "Stability region vs Co and ESR"* and *Figure 15: "Stability region vs Co and ESR"* (low *ESR zoom area)"*). The input/output capacitors must be located less than 1cm from the relative pins and connected directly to the input/output ground pins using traces which have no other currents flowing through them. Any good quality of ceramic or electrolytic capacitors can be used.

7.2 Input capacitor

An input capacitor whose minimum value is $1 \mu F$ is required with the LD39300 (amount of capacitance can be increased without limit). This capacitor must be located a distance of not more than 1 cm from the input pin of the device and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitors can be used for this capacitor.

7.3 Output capacitor

It is possible to use Ceramic or Tantalum capacitors but the output capacitor must meet the requirement for minimum amount of capacitance and E.S.R. (equivalent series resistance) value. A minimum capacitance of 4.7 µF is a good choice to guarantee the stability of the regulator. Anyway, other Co values can be used according to the (*Figure 14: "Stability region vs Co and ESR"* and *Figure 15: "Stability region vs Co and ESR (low ESR zoom area)"*) showing the allowable ESR range as a function of the output capacitance. This curve represents the stability region over the full temperature and Io range.

7.4 Thermal note

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitors tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

7.5 Inhibit input operation

The inhibit pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption down to less than 1 μ A. When the inhibit feature is not used, this pin must be tied to V_I to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the inhibit pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section (V_{IH} V_{IL}). The inhibit pin must not be left floating because it is not internally pulled down/up.

Package information LD39300

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

8.1 DPAK package information




Figure 19: DPAK package outline

Table 6: DPAK mechanical data

mm				
Dim.		mm		
	Min.	Тур.	Max.	
Α	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1		5.10		
E	6.40		6.60	
E1		4.70		
е		2.28		
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
(L1)		2.80		
L2		0.80		
L4	0.60		1.00	
R		0.20		
V2	0°		8°	

Package information LD39300




Figure 20: DPAK recommended footprint (dimensions are in mm)

Footprint_0068772

LD39300 Package information

8.2 PPAK package information

Figure 21: PPAK package outline





Table 7: PPAK mechanical data

D		mm	
Dim.	Min.	Тур.	Max.
А	2.2		2.4
A1	0.9		1.1
A2	0.03		0.23
В	0.4		0.6
B2	5.2		5.4
С	0.45		0.6
C2	0.48		0.6
D	6		6.2
D1		5.1	
E	6.4		6.6
E1		4.7	
е		1.27	
G	4.9		5.25
G1	2.38		2.7
Н	9.35		10.1
L2		0.8	1
L4	0.6		1
L5	1		
L6		2.8	
R		0.20	
V2	0°		8°

LD39300 Package information

8.3 PPAK and DPAK packing information

Figure 22: PPAK and DPAK tape



Package information LD39300

REEL DIMENSIONS

40mm min.

Access hole

At slot location

Figure 23: PPAK and DPAK reel

Table 8: PPAK and DPAK tape and reel mechanical data

Full radius

Tape slot in core for tape start 25 mm min. width G measured at hub

AM08851v2

Таре				Reel			
Dim	mm		D :	r	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	А		330		
В0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	N	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Bas	e qty.	2500		
P1	7.9	8.1	Bul	k qty.	2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					

LD39300 Revision history

9 Revision history

Table 9: Document revision history

Date	Revision	Changes			
26-Jan-2007	1	Initial release.			
04-Jun-2014	2	Updated <i>Table 1: Device summary</i> , <i>Table 2: Pin description</i> and <i>Section 8: Package mechanical data</i> . Added <i>Section 9: Packaging mechanical data</i> . Minor text changes.			
22-Mar-2017	3	Updated features in cover page. Updated Table 1: "Device summary" and Section 8: "Package information". Minor text changes.			

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

