Monolithic Digital IC Fan Motor Driver



http://onsemi.com

Overview

LB11988HR is a motor driver IC optimal for driving the DC fan motors.

Functions

- Three-phase full-wave current linear drive
- Built-in current limiter circuit
- Built-in saturation prevention circuits in both the upper and lower sides of the output stage
- Forward/backward rotation direction setting circuit built in
- FG amplifier
- Thermal shutdown circuit

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		24	V
	V _S max		24	V
Maximum output current	I _O max		1.3	Α
Allowable power dissipation	Pd max	Independent IC	0.8	W
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability

Allowable Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VS		5 to 22	V
	VCC		5 to 22	V
Hall input amplitude	V_{HALL}	Between Hall inputs	±30 to ±80	mVo-p


Electrical Characteristics at Ta = 25 °C, $V_{CC} = 12V$, $V_S = 12V$


Parameter	Symbol	Conditions	Ratings			Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
V _{CC} current drain	Icc	$R_L = 560\Omega (Y)$		15	24	mA
Output						
Output saturation voltage	V _O sat1	$I_O = 500$ mA, Rf = 0.5Ω , Sink + Source		2.1	2.6	V
		(Saturation prevention function included)				
	V _O sat2	$I_O = 1.0A$, Rf = 0.5Ω , Sink + Source		2.6	3.5	V
		(Saturation prevention function included)				
Output leakage current	l _O leak				1.0	mA
Hall amplifier						
Input offset voltage	V _{off} (HALL)		-6		+6	mV
Input bias current	V _b (HALL)	V _{IN} , W _{IN}		1	3	μΑ
Common-mode input voltage	V _{cm} 1(HALL)	V _{CC} =V _S =12V	3		V _{CC} -3	V
	V _{cm} 2(HALL)	V _{CC} =V _S =5V	1.5		V _{CC} -1.5	V
FR						
Threshold voltage	VFRTH		4		8	V
Input bias current	lb (FR)		-5			μΑ
Current limiter						
LIM pin current limit level	ILIM	Rf = 0.5Ω , With the Hall input logic states fixed (U, V, W = high, high, low)		1		Α
Saturation						
Saturation prevention circuit	V _O sat (DET)	$RL = 560\Omega$ (Y), $Rf = 0.5\Omega$, The voltage between		0.28		V
lower side voltage setting		each output and the corresponding Rf.				
FG amplifier						
Upper side output saturation	Vsatu (SH)		11.8			V
voltage						
Lower side output saturation voltage	Vsatd (SH)				0.3	٧
Hysteresis	Vhys			23		mV
TSD operating temperature	T-TSD	Design target value*		170	_	°C

Note * : Items shown to be design target values in the conditions column are not measured.


Package Dimensions

unit : mm (typ)





Pin Assignment



Truth Table and Control Functions


	0 0:1		Hall input			
	Source→Sink	U	V	W	FR	
	$V\toW$				Н	
1	$W \rightarrow V$	Н	Н	L	L	
	$U\toW$				Н	
2	$W\toU$	Н	L	L	L	
	$U\toV$				Н	
3	$V \rightarrow U$	Н	L	Н	L	
	$W\toV$				Н	
4	$V \rightarrow W$	L	L	Н	L	
_	$W\toU$				Н	
5	$U\toW$	L	Н	Н	L	
6	$V \rightarrow U$	L				Н
	$U \rightarrow V$		Н	L	L	

Note : The "H" state for FR is defined as a voltage of 8V or higher, and the "L" state for FR is defined as a voltage of 4V or lower. (When $V_{\hbox{\scriptsize CC}}=12V.$)


Note: For the Hall inputs, the input high state is defined to be the state where the (+) input is higher than the corresponding (-) input by 0.01V or higher, and the input low state is defined to be the state where the (+) input is lower than the corresponding (-) input by 0.01V or higher.

Note: Since this drive technique is a 180° current application scheme, the phases other than the sink and the source phases will not turn off.

Block Diagram



Equivalent Circuit



Pin Functions

Pin No.	Pin name	Function		
7	GND	Ground for circuits other than the output transistors.		
FRAME		Note that the Rf pin will be at the lowest potential of the output transistors.		
4	FGOUT	This is the FG amplifier output pin. Internally, it is a resistive load. (Pull up)		
6	FR	Forward/reverse switching pin		
9	FC	Corrects the frequency characteristics of the saturation prevention circuit loop and current limiter circuit.		
12, 13	U _{IN} +, U _{IN} -	U-phase Hall input. Logic high refers to the state where IN ⁺ > IN ⁻ .		
14, 17	V _{IN} +, V _{IN} -	V-phase Hall input. Logic high refers to the state where IN ⁺ > IN ⁻ .		
18, 19	W _{IN} +, W _{IN} -	W-phase Hall input. Logic high refers to the state where IN ⁺ > IN ⁻ .		
21	Vcc	Power supply provided to all IC internal circuits other than the output block.		
		This voltage must be stabilized so that ripple and noise do not enter the IC.		
22	٧s	Output block power supply		
23	RF	Used for output current detection. The current limiter circuit operates using the resistor (Rf) connected between this		
		pin and ground.		
		Note that the lower side saturation prevention circuit operates according to the voltage that appears on this pin.		
		Since the over-saturation level is set by this voltage, the level of the lower side saturation prevention circuit may be		
		degraded in the large current region if the value of Rf is made extremely small.		
27	U _{OUT}	U-phase Hall output.		
28	VOUT	V-phase Hall output. (These pins include internal spark killer diodes.)		
1	WOUT	W-phase Hall output.		

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa